Expressions

VHDL expressions are much like expressions in other programming languages. An expression is a formula combining primaries with operators.

Special operators or expressions are:

• Operator overloading
• Aggregate
• Function call
• Type conversion