What's new in ConnTrace 2.1
FPGA pins with the same pin name and connected to the same net are now imported as a single net (with multiple pins connected). This reduces the number of nets created for an FPGA and thus improves performance. A pin label is added for power and ground pins. For Xilinx FPGAs the ‘...power_routed.rpt’ file is now processed to extract additional voltage information.
Microsemi and Lattice FPGA power and ground pins are added to the virtual netlist.
Extract FPGA PullMode from FPGA pin data and show in tooltip.
The total number of nets created for the FPGA is reported in the console window.
Tooltips can be automatic (timed) or on demand by pressing the F1 key. The behaviour is set with the tooltip button in the main toolbar or the SHIFT F1 accelerator key.
Tooltips can be pinned to the screen by pressing the ‘p’ key or by clicking on the pin when the tip is visible.
The pinned tooltip will stay visible until the current project is closed or when you press the ESC key (or remove the pin).
They can be moved on screen by dragging the header to the desired location.
All views can now be sorted by clicking in the header section. When the view supports a primary and secondary sort order the last clicked header represents the primary sort key and previous one is the secondary sort key. All columns use numeric sorting like: a1, a2, a10 (instead of a1, a10, a2) and empty entries are moved to the bottom of the column.
The connector selection widget in the connection dialog shows the unused connectors at the top of the list and appends (using ‘=>’) the connection name to the already used connectors. This makes it easier to see which connectors are still available.
A connection generator is added to bottom of the dialog to make it easier to create connections. The generator uses regular expressions. For one board you must specify an expression with a capture ‘()’ and the value of this capture ‘$1’ can occur in the Name and other boards (like shown below). When you press generate the found connections are added in the main connection table.
Schema visibility and sort order
The order of schemas and visibility of the individual columns can be set with a single dialog for both the Connection trace and Netlist view.
The first board cannot be moved. Other boards are moved by selecting the board and pressing the ↑U or ↓D button.
In the PCB netlist names all array indicator characters ‘[‘, ‘(‘ and ‘]’, ‘)’ are replaced with the ‘<’ and ’>’ characters (which have no meaning in regular expressions). When browsing for a PCB netlist name of a specific format the browse dialog shows the required file type in the dialog caption and uses a filename extension filter to reduce the number of visible files in the view.
A board which only contains connectors will now be treated as a netlist stub and no netlist analysis (like dangling wires or pullup/pulldown resistors) will take place but only voltage value extraction will be performed.
A separate format HdlWorksXML is added, which equals the format generated by HDL Works Altium Designer format, to be used when the generated netlist file is used on another system.
Pullup/pulldown resistors are now recognized for an IC pin which connects to a connector pin and contains a single resistor to either ground or power net.
Module verification is a new approach to verify connectivity of modules connected to the board, for which no netlist is available (like DIMMs or other memory modules) and of large components present in the netlist. Modules are defined in XML files and added to components as a virtual netlist. For more information about module verification please contact HDL Works.
Command line executable
A TCL based command line executable (named ‘conntrace_cmd’) has been added in this release. It can be used to create projects, add boards and FPGAs, create connections and rules. This TCL interface is not present in the GUI version of ConnTrace.
- Performance improvements
- Option to declare a net to be a ground net.
- Netlists can be ordered and made hidden in the Connection trace.
- Added Odd Even connector mapping 1→ 2, 2→1, 3→4 for a 50 pin connector.
- Added connector mapping transformation info to a tooltip in the connection view.
- Allow specification of power rules at the user level.
- Added PCB format specific file filter and caption to the file browser when browsing for a PCB file.
- Added part name (when present in the netllist) to the label of components in the netlist viewer
- Improved sidebar URL widget in the File browse dialog and re-used last directory when browsing for a file.
- Fixed various issues in HTML generation.
- Added context menu for nets in the connection details view.
- Improved foreground and background color settings.