Generated by Ease for demo on Thu Jan 13 15:19:29 2022
Back Index uart clock_gen

Documentation for architecture uart.clock_gen.text

Contents Side Data Generated HDL 
    1  --------------------------------------------------------------------------------
    2  -- Object        : Architecture uart.clock_gen.text
    3  -- Last modified : Mon Nov 16 16:06:14 2020
    4  --------------------------------------------------------------------------------
    5  
    6  
    7  architecture text of clock_gen is
    8  
    9  BEGIN
   10  
   11      clk_gen : PROCESS
   12      BEGIN
   13          clk <= '0';
   14          WAIT FOR Period/2;
   15          clk <= '1';
   16          WAIT FOR Period/2;
   17      END PROCESS;
   18    
   19  end architecture text ; -- of clock_gen
   20  
   21  
   22  
   23  
   24  
   25  
   26  
   27  
   28  
   29  
   30  
   31  
   32