AMD (Xilinx) FPGAs

Devices

IO Checker supports all FPGA families from AMD in both the ISE and Vivado tool suites
Device families include all low power,
automotive and defense grade versions.

Pin report

ISE generates a pad report file (extension 'pad' (and an equivalent '_pad.csv')) which can be used.
Vivado generates a pin report file (with suffix '_io_placed.rpt') which is processed.

Constraints

IO Checker both reads and writes the Vivado XDC and ISE USF constraint formats.