You can follow a port or signal through the hierarchy and see where it is used in the Trace View. In the example at the right you see the port clk_i from the module usbf_top being traced down. The references denote where the signal is used in the HDL code. In this example you see that clk_i is connected to wb_clk of module usbf_wb and used as clock signal in 5 always statements.
Copyright © 2004 - 2022 HDL Works