HDL Works

HDL Works

Intel FPGAs


IO Checker supports all FPGA families from Intel.

Pin report

IO Checker reads the <top_level>.pin in the 'output_files' directory.


IO Checker both reads and writes the Quartus QSF constraint format.

Device support

  • Quartus (Pro, Standard, Lite)
    • Agilex 7
    • Arria GX
    • Arria II GX
    • Arria V (GZ)
    • Arria 10
    • Cyclone
    • Cyclone II
    • Cyclone III, III LS
    • Cyclone IV
    • Cyclone V
    • Cyclone 10 (GX & LP)
    • MAX II
    • MAX V
    • MAX 10
    • Stratix (GX)
    • Stratix II (GX)
    • Stratix III
    • Stratix IV
    • Stratix V
    • Stratix 10

Efinix FPGAsBack Overview NextLattice FPGAs

Home Company Products
Sales Support Site Map
Home Company Products Sales Support HDL Corner Site Map
Home dot Company dot Products dot Sales dot Support dot HDL Corner dot Site Map

Copyright © 2004 - 2024 HDL Works